Abstract: The data acquisition system (DAQ) for a highly granular analogue hadron calorimeter (AHCAL) for the future International Linear Collider is presented. The developed DAQ chain has several stages of aggregation and scales up to 8 million channels foreseen for the AHCAL detector design. The largest aggregation device, Link Data Aggregator, has 96 HDMI connectors, four Kintex7 FPGAs and a central Zynq System-On-Chip. Architecture and performance results are shown in detail. Experience from DESY testbeams with a small detector prototype consisting of 15 detector layers are shown.
Introduction
The international CALICE collaboration [1] is developing calorimeters for detectors at future linear electron-positron colliders with a very high granularity, which is essential for the particle flow reconstruction algorithm [2] to achieve the best jet energy resolution. The AHCAL (Analog Hadron CALorimeter) group is developing a steel sandwich hadron calorimeter option, that uses 3 × 3 × 0.3 cm 3 scintillating tiles for light conversion and SiPM (Silicon Photo-Multipliers) detectors for reading out each tile individually. This granularity corresponds to in total 8 million channels in the AHCAL barrel and endcaps.
The data acquisition (DAQ) concept needs to cope with such granularity by defining aggregation stages. The DAQ concept [3, 4] that was proposed for calorimeters for ILD (International Large Detector, [5] ) is scalable to the final detector system. The first generation CALICE prototypes used the same DAQ system in beam tests. Since then, the DAQ systems have been individually adapted for the technological prototypes. The current AHCAL DAQ, which utilizes data concentration electronics, is also used by the scintillator-based ECAL (Electromagnetic Calorimeter) prototype.
The AHCAL DAQ serves two distinct purposes: it provides a) a stable DAQ usable for tests of the detector prototypes in the lab and in beam tests; b) a technological demonstrator of a DAQ, that can be scaled to the final detector system and ILC (International Linear Collider) timing.
Architecture
The architecture reflects the timing of the ILC accelerator and power constraints given by the ILD. The timing requirements are specific to the ILC, where the collisions take place in a ∼1 ms train of bunches spaced ∼300 ns apart, followed by 199 ms idle time. The power constraints reflect the lack of active cooling within detector volume in the AHCAL design Figure 2 . Acquisition phases and power sequence in ILC timing scenario for a single ASIC. [5] , where the temperature difference between the cooled sides and the center limits the average power dissipation of a single channel to 25 µW per channel, when a 3 × 3 × 0.3 cm 3 geometry is considered.
The electronics geometry is limited by a 5.4 mm gap between absorber material, which has to contain a 3 mm thick plastic scintillating tile with SiPM detector, a 0.7 mm thinned PCB and 1.5 mm for SMD components and connectors. The active electronics and detection layer spans 2.2 m along the barrel (figure 1 (left)), and is segmented into HBUs (AHCAL base units, figure 1 (right)) with 36 × 36 cm 2 size.
To achieve low power dissipation, the acquisition cycle is split in 3 phases, shown in figure 2:
1. The acquisition phase, where the electrical signal is saved in the form of charge in analog memory cells in the very front-end ASICs. A zero suppression is applied by a self-triggered operation.
2. The conversion phase, where all stored analogue signals are converted to digital signals by a single ADC integrated into the very front-end ASIC.
3. The readout phase, where the data is shifted out from the ASICs further in the DAQ chain. The data bus is shared among 12 ASICs in the readout chain.
Each phase has independent power control, where the power is enabled only for the preamplifiers in the acquisition phase, the ADC is enabled only in the conversion phase and the digital part is enabled only in the readout phase. Figure 3 . Aggregation factors and maximum data volume in a single acquisition cycle.
Hierarchy
The AHCAL DAQ architecture adopted the aggregation hierarchy from the DAQ concept [3] , but the hardware was developed from scratch. The aggregation factors are shown in figure 3 . The following list describes the individual components in the DAQ chain:
SPIROC is an ASIC developed by the Omega group [6] , which has 36 input channels, an 0SCA (Switched Capacitor Array) for storing up to 16 events in analog form and an integrated 12-bit ADC. Charge (ADC) and Time (TDC) information is stored for each channel independently. Only signals passing a programmable threshold are stored.
HBU (AHCAL Base Unit) is a 36 × 36 cm 2 large board developed at DESY [7] , which has 4 SPIROCs organized into 2 readout chains. HBUs can be connected to each other via flat connectors, forming a slab of 6 HBUs up to 2.2 m long as shown in figure 1 (left).
DIF (Detector InterFace)
is the first aggregation component, which controls and reads out up to 3 slabs, which corresponds to 18 HBUs or 72 ASICs. The data is sent out via HDMI connectors with a custom serial protocol. The latest version contains a Zynq-7020 SoC (System-on-Chip), an FPGA with an embedded dual-core ARM processor [8] .
LDA (Link Data Aggregator) reads out all DIFs from 2 wedges of the AHCAL barrel (figure 1 (left)) from 96 HDMI inputs and sends the data directly to a computer via GbE (Gigabit Ethernet). Details are shown in section 2.2.
CCC (Clock_and_Control_Card) delivers a beam clock to the LDA and starts the acquisition cycle with the presence of a spill. It synchronizes the clock in common beam tests of different detectors. During beam tests it also delivers a delayed trigger validation signal.
Link Data Aggregator (LDA)
The LDA hardware exists in two form factors, that have the same functionality and are interchangeable. The Mini-LDA (figure 4 (left)) is a custom FMC-LPC (FPGA Mezzanine Card -Low Pin Count) mezzanine with 10 HDMI connectors to connect to DIFs and 1 HDMI connector to connect to CCC. The mezzanine is attached to a Zedboard, a commercial development board [9] hosting a Zynq-7020 SoC [8] . The Wing-LDA (figure 1 (right)) has in total 96 micro-HDMI ports. The connector pitch matches the AHCAL layer spacing in The firmware of the both LDAs, Mini-LDA and Wing-LDA, share similar source code, except for the Zynq ↔ Kintex FPGA link, which splits the design into 2 FPGA partitions in the Wing-LDA form factor. The Wing-LDA FPGA firmware block diagram is shown in figure 5 . The DIF sends 100-byte packet fragments to the "DIF PORT" module, where the ASIC packets are built for each SPIROC in the block memory in 40 MHz clock domain. Once a full ASIC packet is completed, the pointer is sent to the memory manager, which moves the data from the memory of all "DIF PORTS" to a 256 KiB large buffer, from where it is transported over the AXI-stream [11] infrastructure.
The "FPGA link" module has a circular buffer for up to 8 packets. A CRC-16 checksum is added for each packet. Two bytes are encoded using the 8b10b code and serialized in 200 MHz clock domain in DDR mode, providing a dual 400 Mbit s −1 link in each direction. The check-sum of received packets is checked and in case of error the packet is re-transmitted up to 3 times. Control words (transmit succeed or fail, buffer full) are interleaved in the stream via dedicated 8b10b control symbols. Fast commands from the CCC (start and stop acquisition, synchronization) are also transmitted as dedicated control symbols with highest priority, maintaining a consistent command propagation delay.
Packets from the 256 KiB AXI-stream FIFO are moved to the DDR memory using an AXI DMA (Direct Memory Access) core in a simple transaction mode (scatter-gather engine not used). Packet boundaries are omitted in the DMA transfer in order to minimize the overhead of initiating the transfer. The DMA is initiated using a custom written Linux kernel module, which makes received data accessible via a Linux character device. The processor part of the Zynq SoC is running a Petalinux Linux distribution [12] on both cores and hosts a simple TCP server, that streams all data from the character device.
Speed and data volume consideration
The data volumes are shown at figure 3. The SPIROC produces (0 to 2.4) kB packets depending on how many of up to 16 events were stored in the acquisition phase. The LED light calibration fills all memory cells of all SPIROCs and uses the maximum of the data volume per readout cycle and defines the minimum required bandwidth for the DAQ, which is 17 MB per LDA per readout cycle. This corresponds to 85 MB s −1 for the ILD geometry and accelerator repetition frequency of 5 Hz.
Data from all SPIROCs has to be readout within ∼198 ms before the next acquisition cycle starts. For 6 HBUs in a slab, which corresponds to 24 SPIROCs in two shared readout chain buses, the minimum transfer speed is 1.2 Mbit s −1 . A 1.67 MHz readout speed is currently implemented. The SPIROC itself specifies a 5 MHz readout clock frequency limit. Similarly, a DIF has to send up to 180 kB data chunks with a speed at least 7.2 Mbit s −1 . The currently used serial protocol uses a 10 MHz clock, providing 8.42 Mbit s −1 bandwidth.
The LDA needs to be able to supply continuously 85 MB s −1 over a GbE port. This requirement is close to the Ethernet bandwidth limit during the LED calibration and might get replaced for the final detector in order to provide bandwidth overhead.
Since the LDA will be the device with the largest data traffic, it has been subjected to bandwidth benchmarking. The FPGAs internally process the data from the DIFs with 320 MB s −1 . The link between the FPGAs of a Wing-LDA is capable of transferring nearly 80 MB s −1 for each slave FPGA and the further processing in the central FPGA has a 320 MB s −1 limit. The speed of the DMA transfer to the processor memory depends on the size of the packets being moved by the DMA IP core and the size of the buffer used for reading from the character device, as shown in figure 6 . The maximum transfer speed of 242 MB s −1 is achieved when a 256 kB read buffer is used and small packets are merged into 256 kB chunks in the FPGA.
The software part in the SoC, which only sends the data from the memory to the TCP socket, does not yet reach the requested bandwidth. The maximum data transfer rate over the TCP was measured to be only 6 MB s −1 , one order of magnitude below the requirements.
It is not foreseen, that the current Linux TCP socket implementation will be used in the final detector installation. It will be replaced for the final detector. The overall TCP performance is enough for serving the beam tests with the currently available layers without hitting the bandwidth limit, but will need to be optimized for larger prototypes, especially when the spill rate will be higher than the 5 Hz expected at the ILC.
Beam test operation and performance
Testbeam facilities have typically very different timing to the ILC accelerator, which is expected to have 1 ms spills with 5 Hz repetition rate, resulting in a 0.5 % duty cycle. How- ever, testbeam facilities typically have a continuous beam or rather long spills of continuous beam. Therefore, the following measures are taken, leading to an operation shown in figure 7:
1. The bunch crossing period is extended from 200 ns (close to ∼300 ns of ILC) to 4 µs, prolonging the acquisition window up to 16 ms.
External trigger validation is introduced, otherwise
SiPM noise would become significant. Any auto-triggered event, which is not validated within the 4 µs period is therefore not saved. This validation scheme is not foreseen for ILC running. The DAQ system in the beam test configuration has been used since the end of 2014 in many beam tests at CERN PS, CERN SPS and DESY for different layer configurations of up to 15 layers. The Wing-LDA connection to the detector layers is shown in figure 8 . The performance depends primarily on the number of HBUs in the readout chain, since the transfer of data from SPIROC to DIF is the most limiting factor.
The performance depends also on the beam condition and on SiPM noise, which can be partially controlled by a trigger threshold and SiPM bias voltage. The typical performances, that have been observed during a recent beam test at DESY in 2016 are shown in table 1. The acquisition duty cycle in testbeam mode is up to two orders of magnitude higher than the designed value of 0.5 %, providing a possibility to efficiently record even a very low particle rate. The system was able to record up to 200 particles·s −1 in the DESY test beam, which has a non-homogeneous particle burst structure.
The ILC configuration was tested with a forced 1 ms spill length maximum and 200 ns bunch crossing period. The acquisition restarted as soon as possible, exceeding the expected 5 Hz ILC spill rate by a factor of 20.
Summary
The AHCAL DAQ hardware was developed with the aim of serving beam tests of the detector prototypes with the added feature of being scalable to a large ILC detector. The largest on-detector concentration device, the Wing-LDA, has been stably serving this purpose since 2014 and is already scalable to the full size of AHCAL barrel, reading out up to 8 million channels.
The DAQ functionality was demonstrated in several beam tests with up to 15 layers containing up to 108 ASIC and 3888 SiPM channels. The performance showed 200 recorded particles per second during beam tests and 450 calibrating light pulses per second during calibration. The detector duty cycle can be increased by two orders of magnitudes from the 0.5 % ILD duty cycle due to DAQ testbeam mode adaptations, which enable efficient data taking even in continuous, low-intensity beams.
The current hardware is able to process internally up to 320 MB s −1 . The implementation of TCP server in the embedded Linux is sufficient for beam test, but does not yet meet the bandwidth requirements for the full-size detector and will have to be improved before testing even a significantly larger ( ∼ 3×) number of prototype layers.
